

# Tutorial: a Practical Introduction to using Event-B for Complex Hardware and Embedded System Specification and Design

John Colley

FDL 2012

Vienna



# Introduction

- Background to Event-B
- Event-B in the Design/Verification Flow
- Complex hardware specification/verification
  - Pipelines
  - Elastic Buffering
- Embedded system specification/verification
  - Temporal Modeling in Cyber-physical systems
  - Animating and Model Checking Event-B models
- Assertion-based verification
  - Deriving assertions from the specification
- Summary



# Background to Event-B

- **Event-B** is a formal method for system-level modelling and analysis which uses
  - set theory as a modelling notation
  - refinement to represent systems at different abstraction levels
  - mathematical proof to verify consistency between refinement levels.
- The **Rodin Platform** is an Eclipse-based IDE for Event-B
  - provides support for refinement and mathematical proof
  - open source
- **ProB** is an animator and model checker in the Rodin environment




# Industrial Deployment of Event-B


- ***Deploy*** (FP7 – completed 2012)
  - **Bosch** have been working on developing a cruise control system and a start-stop system
  - **Siemens Transportation** have been working on train control and signalling systems
  - **Space Systems Finland** have been working on part of the BepiColombo space probe and on Attitude and Orbit Control System software(AOCS)
  - **SAP** have been working on analysis of business choreography models
  - **Systerel** are working on railway and aerospace systems
- ***ADVANCE*** (FP7 – started Oct 2011)
  - Event-B for Cyber-Physical Systems
  - <http://www.advance-ict.eu/>




# Event-B in a Design /Verification Flow



# Event-B in a Design /Verification Flow




# Event-B in a Design /Verification Flow



# A MicroProcessor Pipeline

- Each pipeline stage is a process running concurrently with all the other stages
- Communication is by shared variables (pipeline registers)
- New high-level languages speed up design
  - Bluespec
    - Guarded atomic actions
    - High-level synthesis to RTL
- But verification is still
  - performed on low-level RTL description
  - predominantly test-based






## Generic Operations

Load  
Store  
Branch  
ArithRR  
ArithImm

## Pipeline Stages

Instruction Fetch (IF)  
Instruction Decode (ID)  
Execute (EX)  
Memory Access (MEM)  
Writeback (WB)

Blue rectangle - pipeline register



# Pipeline Verification Goals

- Start Verification at the Specification Level
- Explore micro-architectural alternatives at the specification level
- Close the gap between specification and implementation
- Exploit synergy with Bluespec
- Incorporate proof-based techniques into the established SoC verification flow



# Specifying an Arithmetic Instruction

context PIPEC

constants Register Rr Ra Rb ArithRROp

sets Op // *Operations*

axioms

```
@axm1 Register ⊆ ℕ // Processor Register Identifier
@axm2 Rr ∈ Op → Register // Destination Register
@axm3 Ra ∈ Op → Register // First Source Register
@axm4 Rb ∈ Op → Register // Second Source Register
@axm5 ArithRROp ⊆ Op // Register/Register Arithmetic Ops
end
```



# The Abstract Machine

machine PIPEM sees PIPEC

variables Regs

invariants

@inv1 Regs  $\in$  Register  $\rightarrow \mathbb{Z}$  // The Processor Register File

events

event INITIALISATION

then

@act1 Regs  $\doteq$  Register  $\times \{0\}$

end

event ArithRR

any pop

where

@grd1 pop  $\in$  ArithRROp

then


@act1 Regs(Rr(pop))  $\doteq$  Regs(Ra(pop)) + Regs(Rb(pop))

end


end




# The Abstract Architecture




# The Abstract Architecture



```
event ArithRR
  any pop
  where
    @grd1 pop ∈ ArithRROp
  then
    @act1 Regs(Rr(pop)) = Regs(Ra(pop)) + Regs(Rb(pop))
  end
```




# First Refinement: a two-stage pipeline




# Pipeline Feedback and Interleaving

*ppop*



$e2j$  followed by  $e1i$  ( $e2j;e1i$ ) is equivalent to  $e1i \parallel e2j$

*ppop*



there is NO interleaving that represents  $e1i \parallel e2j$

*ppop*

IFIDEX

R  
e  
g  
s

IFIDEX

E  
X  
A  
L  
U  
o  
u  
t

WB

event EXWBnoRAW refines ArithRR

any *ppop*

where

@grd1 *Exop*  $\in$  ArithRROp

@grd2 *ppop*  $\in$  ArithRROp

with

@pop *pop* = *Exop*

then

@act1 *Regs(Rr(Exop))* = EXALUoutput

@act2 EXALUoutput = *Regs(Ra(ppop)) + Regs(Rb(ppop))*

@act3 *Exop* = *ppop*


end



*ppop*

IFIDEX

event ArithRR  
any *pop*  
where  
@grd1 *pop*  $\in$  ArithRROp  
then  
@act1 Regs(Rr(*pop*)) = Regs(Ra(*pop*)) + Regs(Rb(*pop*))  
end




event EXWBnoRAW refines ArithRR EXop


any *ppop*  
where  
@grd1 EXop  $\in$  ArithRROp  
@grd2 *ppop*  $\in$  ArithRROp

with  
@pop *pop* = EXop  
then  
@act1 Regs(Rr(EXop)) = EXALUoutput  
@act2 EXALUoutput = Regs(Ra(*ppop*)) + Regs(Rb(*ppop*))  
@act3 EXop = *ppop*  
end

# The Gluing Invariant



# The Gluing Invariant



*ppop*

IFIDEX

Regs

IFIDEX

EXWB pipeline registers

E  
X  
A  
L  
U  
o  
u

WB

WB

event EXWBnoRAW refines ArithRR

any *ppop*

where

@grd1 *EXop*  $\in$  ArithRROp

@grd2 *ppop*  $\in$  ArithRROp

@grd3 Rr(*EXop*)  $\neq$  Ra(*ppop*)

@grd4 Rr(*EXop*)  $\neq$  Rb(*ppop*)

with

@pop *pop* = *EXop*

then


@act1 Regs(Rr(*EXop*)) = EXALUoutput

@act2 EXALUoutput := Regs(Ra(*ppop*)) + Regs(Rb(*ppop*))

@act3 *EXop* = *ppop*

end





*ppop*

IFIDEX

Reg  
s

*forwarding*

IFIDEX

EXWB pipeline registers

E  
X  
A  
L  
U  
o  
u  
t

WB

WB

event EXWBaRAW refines ArithRR

any *ppop*

where

@grd1 EXop  $\in$  ArithRROp

@grd2 *ppop*  $\in$  ArithRROp

@grd3 Rr(EXop) = Ra(*ppop*)

@grd4 Rr(EXop)  $\neq$  Rb(*ppop*)

with

@pop pop = EXop

then

@act1 Regs(Rr(EXop)) = EXALUoutput

@act2 EXALUoutput = EXALUoutput + Regs(Rb(*ppop*))

@act3 EXop = *ppop*

end

EXop



*ppop*

IFIDEX

Regs

IFIDEX

EXWB pipeline registers

*forwarding*

E  
X  
A

WB

event EXWBaRAW refine

any *ppop*

where

@grd1 EXop  $\in$  ArithRROp

@grd2 *ppop*  $\in$  ArithRROp

@grd3 Rr(EXop) = Ra(*ppop*)

@grd4 Rr(EXop)  $\neq$  Rb(*ppop*)

with

@pop pop = EXop

then

@act1 Regs(Rr(EXop)) = EXALUoutput

@act2 EXALUoutput = EXALUoutput + Regs(Rb(*ppop*))

@act3 EXop = *ppop*

end

Event WB  
where

@grd1 EXop  $\in$  ArithRROp

then

@act1 Regs(Rr(EXop)) = EXALUoutput

end

EXop

Decompose to obtain the  
WriteBack event





# Forwarding and Centralised Stalling


- As the pipeline gets longer
  - More forwarding tracks are required
    - the feedback tracks get longer
  - Centralised stalling to manage branching becomes more complex and difficult to verify
    - the feedback tracks get longer
- Synchronous Elastic Buffers provide an alternative solution
  - Latency insensitive
  - Distributed stalling
  - First used by Intel to meet timing requirements




# The SELF Protocol




# Connecting two Elastic Components




# Recall Abstract Machine Micro-architecture




```
event ArithRR
  any pop
  where
    @grd1 pop ∈ ArithRROp
  then
    @act1 Regs(Rr(pop)) = Regs(Ra(pop)) + Regs(Rb(pop))
  end
```




# Refinement with Synchronous Elastic Buffers



# Abstract Synchronous Elastic Buffer



# Refinement with Synchronous Elastic Buffers



event EXWBnoRAW refines ArithRR

any *pppop*

where

@grd1 *pppop*  $\in$  ArithRROp  
@grd2 obuf1(ord1)  $\in$  ArithRROp  
@grd3 obuf2(ord2)  $\in$  ArithRROp  
@grd4 Valid1 = TRUE  
@grd5 Rr(obuf1(ord1))  $\neq$  Ra(*pppop*)  
@grd6 Rr(obuf1(ord1))  $\neq$  Rb(*pppop*)  
@grd7 Rr(obuf2(ord2))  $\neq$  Ra(*pppop*)  
@grd8 Rr(obuf2(ord2))  $\neq$  Rb(*pppop*)  
@grd9 Valid2 = TRUE


with

@pop pop = obuf1(ord1)

then

@act1 Regs(Rr(obuf1(ord1))) = vbuf1(vrd1)  
@act2 obuf1(owr1) := obuf2(ord2)  
@act3 vbuf1(vwr1) := vbuf2(vrd2)  
@act4 vbuf2(vwr2) := Regs(Ra(*pppop*)) + Regs(Rb(*pppop*))  
@act5 obuf2(owr2) := *pppop*  
... // update buffer indices

end



event EXWBnoRAW refines ArithRR

any *pppop*

where


@grd1 *pppop* ∈ ArithRROp

@grd2 obuf1(ord1) ∈ ArithRROp

@grd3 obuf2(ord2) ∈ ArithRROp

@grd4 Valid1 = TRUE

@grd5 Rr(obuf1(ord1)) ≠ Ra(*pppop*)



## Gluing Invariants

Valid1 = TRUE  $\Rightarrow$

vbuf1(vrd1) = Regs(Ra(obuf1(ord1))) + Regs(Rb(obuf1(ord1)))


Valid2 = TRUE  $\Rightarrow$

vbuf2(vrd2) = Regs(Ra(obuf2(ord2))) + Regs(Rb(obuf2(ord2)))

EXALUoutput = Regs(Ra(EXop)) + Regs(Rb(EXop))

... // update buffer indices

end



event EXWBRAWa refines ArithRR  
any *pppop*

where

```
@grd1 pppop ∈ ArithRROp
@grd2 obuf1(ord1) ∈ ArithRROp
@grd3 obuf2(ord2) ∈ ArithRROp
@grd4 Valid1 = TRUE
@grd5 Rr(obuf1(ord1)) = Ra(pppop)
@grd6 Rr(obuf1(ord1)) ≠ Rb(pppop)
@grd7 Rr(obuf2(ord2)) ≠ Ra(pppop)
@grd8 Rr(obuf2(ord2)) ≠ Rb(pppop)
@grd9 Valid2 = TRUE
```


with

```
@pop pop = obuf1(ord1)
```

then

```
@act1 Regs(Rr(obuf1(ord1))) = vbuf1(vrd1)
@act2 obuf2(owr2) := pppop
@act3 obuf1(owr1) := obuf2(ord2)
@act4 vbuf1(vwr1) := vbuf2(vrd2)
@act5 Valid2 := FALSE
... // update buffer indices
```

end



event EXstallWB refines ArithRR

any pppop

where

@grd1 pppop ∈ ArithRROp

@grd2 obuf1(ord1) ∈ ArithRROp

@grd3 obuf2(ord2) ∈ ArithRROp

@grd4 Valid1 = TRUE

@grd5 Rr(obuf1(ord1)) ≠ Ra(pppop)

@grd6 Rr(obuf1(ord1)) ≠ Rb(pppop)

@grd7 Rr(obuf2(ord2)) ≠ Ra(pppop)

@grd8 Rr(obuf2(ord2)) ≠ Rb(pppop)

@grd9 Valid2 = FALSE

with

@pop pop = obuf1(ord1)

then

@act1 Regs(Rr(obuf1(ord1))) = vbuf1(vrd1)

@act2 obuf1(owr1) := obuf2(ord2)

@act3 vbuf1(vwr1) := vbuf2(vrd2)

@act4 vbuf2(vwr2) := Regs(Ra(pppop)) + Regs(Rb(pppop))


@act5 obuf2(owr2) := pppop

@act6 Valid1 = FALSE

@act7 Valid2 = TRUE

... // update buffer indices

end



event EXWBstall

any *pppop*

where

@grd1 *pppop*  $\in$  ArithRROp

@grd2 obuf2(ord2)  $\in$  ArithRROp

@grd2 obuf2(ord2) = obuf1(ord1)

@grd3 Valid1 = FALSE

@grd4 Rr(obuf1(ord1))  $\neq$  Ra(*pppop*)

@grd5 Rr(obuf1(ord1))  $\neq$  Rb(*pppop*)

@grd6 Rr(obuf2(ord2))  $\neq$  Ra(*pppop*)

@grd7 Rr(obuf2(ord2))  $\neq$  Rb(*pppop*)

@grd8 Valid2 = TRUE

then

@act1 vbuf2(vwr2) := Regs(Ra(*pppop*)) + Regs(Rb(*pppop*))

@act2 obuf2(owr2) := *pppop*


@act3 vbuf1(vwr1) := vbuf2(vrd2)

@act4 obuf1(owr1) := obuf2(ord2)

@act5 Valid1 := TRUE

... // update buffer indices

end



event EXWBstall

any *pppop*

where

@grd1 *pppop* ∈ ArithRROp

@grd2 obuf2(ord2) ∈ ArithRROp

@grd2 obuf2(ord2) = obuf1(ord1)

@grd3 Valid1 = FALSE

@grd4 Rr(obuf1(ord1)) ≠ Ra(*pppop*)

@grd5 Rr

@grd6 Rr

@grd7 Rr

@grd8 Vc

then

Valid1 = TRUE ∨ Valid2 = TRUE

@act1 vb

@act2 ob


@act3 vb

@act4 ob

@act5 Valid1 := TRUE

... // update buffer indices


end




*Responsiveness*

*(op))*

# Shared Event Pipeline Decomposition



## Second Refinement: MACHINE 1



# Pipelining Summary

- Micro-architectural exploration is raised to the Specification Level using Event-B
- An alternative to forwarding and centralised stalling has been explored using Synchronous Elastic Buffers
- Latency Insensitivity is introduced at Low Cost
- Track lengths are reduced
- Synchronous Elastic Buffers allow performance goals to be met in a verifiable way
- Verification is raised to the Specification Level



# Temporal Modeling in Cyber-physical systems

- Simulating Formal Models
- Modeling Timing Cycles
  - Component Modes
  - Generalised Update/Evaluation Modes
- A Simple Example
- Summary




# Temporal Modeling in Cyber-physical Systems: Requirements


- Distributed Function and Control
- Managing Safety Hazards
- Verifying the relationships between Inputs and Outputs




# Distributed Function and Control



# Distributed Function and Control




Must Model the Communication and  
Synchronisation  
of the Concurrent Processes



# Managing Safety Hazards

- Plant model Evaluates
- Potential Hazards are Detected
- The Controller manages the Hazards
- The Controller predicts the future behaviour of the Plant
- Loop must be generalised for multiple controllers and distributed Plant



# Verifying the relationships between Inputs and Outputs

- DO-178C Formal Supplement
  - Must show that
    1. Outputs fully satisfy Inputs
    2. Each Output data item is necessary to satisfy some Input data item (*No unintended behaviour*)
  - Must show that
    - Input/Output specification is preserved by chosen implementation architecture
- ACSL
  - Ansi ISO C Specification Language
  - Code annotations – used by Airbus



# Simulating Formal Models

- Abstract Model(s) may be *untimed*
- Refined Models represent Concurrent, Communicating Processes
  - will need to introduce some notion of a ***tick***
    - Cycle-based execution
    - Timed execution of *Delays* and *Deadlines*
- ProB has the notion of the *next state*
  - an event is executed (LTL  $X$ )
- We need the notion of the *next tick*



# Modeling Timing Cycles: Component Modes

- Eg for Hazard Analysis
  - ***Plant*** Mode
  - Detect Mode
  - ***Controller*** Mode
  - Predict Mode
- Necessary to define an *ordering* on the modes
- The Plant may need to evaluate at a much higher rate than the Controller




# Modeling Timing Cycles: Update/Evaluate Modes

- Used by many Commercial Discrete Event Simulators
  - SystemC
  - Verilog/VHDL
- Supports arbitrary topology complexity
- No zero-delay communication between components
  - Components can evaluate in any order
- Components “suspend” between wake-ups
  - Input change
  - Self wake
  - Components can evaluate at different rates
- Discrete Time, Cycle-based or both



# Discrete Event Simulation



## ***COMPONENT VIEW***

Components: A, B, C, D (processes)

Connections: C1, C2 (unidirectional)

Ports: IN OUT

## ***SIMULATOR API***

GetValue(port)



HasChanged(port)

SetValue(OUT port, val, delay)


ScheduleEval(component, delay)




# The Two-list Simulation Algorithm



# Simulating Models without Discrete Delays – *Unit Delay*



Each evaluate/update cycle advances time by one *tick*



# A Simple Arithmetic Example

## The Abstract Specification –

### *Output as a function of Inputs*


```
constants Inputs In1 In2  
  
sets Parameters  
  
axioms  
  @axm1 Inputs ⊆ Parameters  
  @axm2 In1 ∈ Inputs → ℑ  
  @axm3 In2 ∈ Inputs → ℑ  
end
```

```
event AddInc  
  any p  
  where  
    @grd1 p ∈ Inputs  
    @grd2 In1(p) ∈ ℑ  
    @grd3 In2(p) ∈ ℑ  
  then  
    @act1 v := In1(p) + In2(p) + 1  
  end
```



# The Implementation Architecture

```
event AddInc
  any p
  where
    @grd1 p ∈ Inputs
    @grd2 In1(p) ∈ N
    @grd3 In2(p) ∈ N
  then
    @act1 v := In1(p) + In2(p) + 1
  end
```




# The Implementation Architecture

```
event AddInc  
any p  
where  
@grd1 p ∈ Inputs  
@grd2 h1(h1) ⊆ M
```


Does the chosen Architecture Implement the Abstract Specification?

*Output* as a function of *Inputs*  
(DO-178C)




# Modelling Channels with Delay in Event-B

- A Channel is a Set of Schedules
- A Schedule comprises
  - a Delay (greater than or equal to 0)
  - a Value (optional)
  - the Input Values that correspond to the Output Value (optional)




# Writing to a Channel

- A Channel write is accomplished by creating a new schedule with a delay of at least one
- Multiple Schedules may be added
  - Prevent multiple schedules for same time *OR*
  - Choose one non-deterministically




# The Update/Evaluate Cycle

- ***Update*** is modeled using a single Event-B event
- ***Evaluate*** is represented by one or more enabled Component Events




# Evaluation Mode

- All Components, where one or more of their *Input* Channels has a schedule with delay 0, *resume* (at least one Component event is enabled and the Update event is disabled)
  - Change local state
  - Create new Schedules on Output Channels
  - *Suspend*



# Update Mode


- The Update Event is enabled when *all* the Components have been evaluated
  - Schedules with 0 delay are deleted
  - All other schedule delays are decremented
  - The current *tick* is therefore complete
- The Update Event is re-enabled if no schedule has 0 delay, resulting in another *tick*



# Our Example: The First Refinement

## Modelling the Channel

```
@inv3 sum_value ∈ Schedule → ℑ  
@inv4 sum_delay ∈ Schedule → ℑ  
@inv5 sum_inputs ∈ Schedule → Inputs
```



# The Add and Increment Components

```
event Add
  any p s
  where
    @grd1  $p \in \text{Inputs}$ 
    @grd2  $\text{In1}(p) \in \mathbb{N}$ 
    @grd3  $\text{In2}(p) \in \mathbb{N}$ 
    @grd4  $s \notin \text{dom}(\text{sum\_delay})$ 
    @grd5 adder_evaluated = FALSE
  then
    @act1 sum_value( $s := \text{In1}(p) + \text{In2}(p)$ )
    @act2 sum_delay( $s := 2$ )
    @act3 sum_inputs( $s := p$ )
    @act4 adder_evaluated := TRUE
  end
```

```
event Increment refines AddInc
  any s
  where
    @grd1  $s \in \text{dom}(\text{sum\_delay})$ 
    @grd2 sum_delay( $s = 0$ )
    @grd3 incrementer_evaluated = FALSE
  with
    @p  $p = \text{sum\_inputs}(s)$ 
  then
    @act1 v = sum_value( $s + 1$ )
    @act2 inc_sum = sum_value( $s$ )
    @act3 incrementer_evaluated = TRUE
  end
```

```
@inv3 sum_value  $\in \text{Schedule} \rightarrow \mathbb{N}$ 
@inv4 sum_delay  $\in \text{Schedule} \rightarrow \mathbb{N}$ 
@inv5 sum_inputs  $\in \text{Schedule} \rightarrow \text{Inputs}$ 
```



# The Update Event/Synchronisation

**event Update**

**where**

@grd1 adder\_evaluated = TRUE

@grd2  $0 \notin \text{ran}(\text{sum\_delay}) \vee \text{incrementer\_evaluated} = \text{TRUE}$

**then**

@act1 adder\_evaluated := FALSE

@act2 incrementer\_evaluated := FALSE

@act3 sum\_delay :=  $\lambda i \cdot i \in \text{dom}(\text{sum\_delay}) \wedge \text{sum\_delay}(i) > 0 \mid \text{sum\_delay}(i) - 1$

@act4 sum\_value :=  $\lambda i \cdot i \in \text{dom}(\text{sum\_value}) \wedge i \in \text{dom}(\text{sum\_delay}) \wedge \text{sum\_delay}(i) > 0 \mid \text{sum\_value}(i)$

@act5 sum\_inputs :=  $\lambda i \cdot i \in \text{dom}(\text{sum\_inputs}) \wedge i \in \text{dom}(\text{sum\_delay}) \wedge \text{sum\_delay}(i) > 0 \mid \text{sum\_inputs}(i)$

**end**

**event Add**

**any  $p s$**

**where**

@grd1  $p \in \text{Inputs}$

@grd2  $\text{In1}(p) \in \mathbb{N}$

@grd3  $\text{In2}(p) \in \mathbb{N}$

@grd4  $s \notin \text{dom}(\text{sum\_delay})$

@grd5 adder\_evaluated = FALSE

**then**

@act1 sum\_value( $s$ ) :=  $\text{In1}(p) + \text{In2}(p)$

@act2 sum\_delay( $s$ ) := 2

@act3 sum\_inputs( $s$ ) :=  $p$

@act4 adder\_evaluated := TRUE

**end**

**event Increment refines AddInc**

**any  $s$**

**where**

@grd1  $s \in \text{dom}(\text{sum\_delay})$

@grd2  $\text{sum\_delay}(s) = 0$

@grd3 incrementer\_evaluated = FALSE

**with**

@p  $p = \text{sum\_inputs}(s)$

**then**

@act1  $v := \text{sum\_value}(s) + 1$

@act2 inc\_sum :=  $\text{sum\_value}(s)$

@act3 incrementer\_evaluated := TRUE

**end**

# The Gluing Invariant

Represented as the function of Inputs to Output  
as preserved in the Schedules

```
@inv9  $\forall s \cdot s \in \text{dom}(\text{sum\_value}) \Rightarrow \text{sum\_value}(s) = \text{In1}(\text{sum\_inputs}(s)) + \text{In2}(\text{sum\_inputs}(s))$ 
```



# The Second Refinement – Remove Inputs

```
event Update
  where
    @grd1 adder_evaluated = TRUE
    @grd2 0 ∈ ran(sum_delay) ∨ incrementer_evaluated = TRUE
  then
    @act1 adder_evaluated = FALSE
    @act2 incrementer_evaluated = FALSE
    @act3 sum_delay = λi·i ∈ dom(sum_delay) ∧ sum_delay(i) > 0 | sum_delay(i) - 1
    @act4 sum_value = λi·i ∈ dom(sum_value) ∧ i ∈ dom(sum_delay) ∧ sum_delay(i) > 0 | sum_value(i)
  end
```

```
event Add
  any p s
  where
    @grd1 p ∈ Inputs
    @grd2 ln1(p) ∈ N
    @grd3 ln2(p) ∈ N
    @grd4 s ∉ dom(sum_delay)
    @grd5 adder_evaluated = FALSE
  then
    @act1 sum_value(s) = ln1(p) + ln2(p)
    @act2 sum_delay(s) = 2
    @act4 adder_evaluated = TRUE
  end
```


```
event Increment refines AddInc
  any s
  where
    @grd1 s ∈ dom(sum_delay)
    @grd2 sum_delay(s) = 0
    @grd3 incrementer_evaluated = FALSE
  then
    @act1 v = sum_value(s) + 1
    @act2 inc_sum = sum_value(s)
    @act3 incrementer_evaluated = TRUE
  end
```

# Cycle-Based Simulation- Represent Schedules as *Pairs* of Variables

```
event Update refines Update
  where
    @grd1 adder_evaluated = TRUE
    @grd2 msg_rcvd_on_sum = FALSE ∨ incrementer_evaluated = TRUE
  then
    @act1 msg_rcvd_on_sum := msg_sent_on_sum
    @act2 sum := sum_prime
    @act3 msg_sent_on_sum := FALSE
    @act4 adder_evaluated := FALSE
    @act5 incrementer_evaluated := FALSE
  end
```

```
event Add refines Add
  any p
  where
    @grd1  $p \in Inputs$ 
    @grd2  $\text{In1}(p) \in N$ 
    @grd3  $\text{In2}(p) \in N$ 
    @grd4 adder_evaluated = FALSE
  then
    @act1 sum_prime :=  $\text{In1}(p) + \text{In2}(p)$ 
    @act2 msg_sent_on_sum := TRUE
    @act3 adder_evaluated := TRUE
  end
```

```
event Increment refines Increment
  where
    @grd1 msg_rcvd_on_sum = TRUE
    @grd2 incrementer_evaluated = FALSE
  then
    @act1 v := sum + 1
    @act2 incrementer_evaluated := TRUE
  end
```



# Cycle-Based Simulation- A *Pair* of Gluing Invariants

```
@inv9 msg_rcvd_on_sum = TRUE ⇒ sum = ln1(sum_inputs) + ln2(sum_inputs)  
@inv10 msg_sent_on_sum = TRUE ⇒ sum_prime = ln1(sum_inputs_prime) + ln2(sum_inputs_prime)
```





# Animating and Model Checking Event-B models with ProB

*DEMONSTRATION*



# Architectural Refinement



# Cyber-physical Modeling Summary

- Update/Evaluate Simulation semantics can be formalised in Event-B
- Event-B component models can be simulated/co-simulated with third party simulators
- Event-B refinement supports naturally the DO-178C requirement to verify the relationship between Inputs and Outputs at Specification and Implementation Level
- Update/Evaluate modes provides a suitable basis for a Formal Safety Analysis



# Assertion-based Verification

- Identify Assertions at the Specification Level
  - Event-B Invariants
    - Abstract Level
    - Concrete Level
- Translate Invariants to
  - PSL
  - SVA
- Translate Synthesised Assertions to Event-B
  - Formal Proof
  - Model Checking
- Assertion Coverage
  - Trace back to Requirements



# Summary

- Background to Event-B
- Event-B in the Design/Verification Flow
- Complex hardware specification/verification
  - Pipelines
  - Elastic Buffering
- Embedded system specification/verification
  - Temporal Modeling in Cyber-physical systems
  - Animating and Model Checking Event-B models
- Assertion-based verification
  - Deriving assertions from the specification

