Professor Mark Zwolinski BSc (Hons), PhD, CEng, FIET, FBCS, SMIEEE, SMACM

Yang, Z.R., Zwolinski, M. and Chalk, C.D. (1998) Bootstrap, an alternative to Monte Carlo simulation. Electronics Letters, 34 (12).

Chalk, C.D. and Zwolinski, M. (1997) A Design for Test Technique to Increase the Resolution of Supply Current Monitoring in Analogue Circuits. Electronics Letters, 33 (21).

Perkins, A.J., Zwolinski, M., Chalk, C.D. and Wilkins, B.R. (1998) Fault Modeling And Simulation Using VHDL-AMS. Analog Integrated Circuits and Signal Processing, 16 (2).

Brown, A.D., Nichols, K.G. and Zwolinski, M. (1996) Issues in the design of a logic simulator: element modelling for efficiency.

Zwolinski, M., Brown, A.D. and Chalk, C. (1997) Concurrent analogue fault simulation.

Wong, S.C., Brown, A.D. and Zwolinski, M. (1999) Simulation of losses in resonant converter circuits.

Zwolinski, M., Chalk, C. and Wilkins, B. R. (1996) Analogue Fault Modelling and Simulation for Supply Current Monitoring. European Design and Test Conference, 547-552.

Zwolinski, M., Chalk, C., Wilkins, B.R. and Suparjo, B.S. (1996) Analogue Circuit Test using RMS Supply Current Monitoring.

Chalk, C., Zwolinski, M. and Wilkins, B.R. (1997) Test Stimulus Generation for Steady-State Analysis of Analogue and Mixed-signal Circuits.

Lam, Y. and Zwolinski, M. (1997) An Analogue Circuit Optimiser.

Spinks, S.J., Chalk, C.D., Zwolinski, M. and Bell, I.M. (1997) Generation and Verification of Tests for Analogue Circuits Subject to Process Parameter Deviations.

Zwolinski, M., Chalk, C.D. and Perkins, A.J. (1997) Multi-Level Fault Modeling Of Analog Circuits.

Chalk, C.D. and Zwolinski, M. (1997) A DfT Technique to Increase the Resolution of AC RMS Supply Current Monitoring of Complex Analogue Circuits.

Lam, Y. and Zwolinski, M. (1997) Analogue Circuit Synthesis from Performance Specifications.

Bell, I.M., Spinks, S.J., Taylor, D., Milne, A., Zwolinski, M. and Chalk, C.D. (1998) A Comparison of Structural Analogue Testing Techniques.

Yang, Z. R., Zwolinski, M. and Chalk, C.D. (1998) Fault Detection and Classification in Analogue Integrated Circuits using Robust Heteroscedastic Probabilistic Neural Networks.

Lechner, A., Perkins, A., Richardson, A., Zwolinski, M. and Hermes, B. (1998) Design for Testability Strategies for a High Performance Automatic Gain Control Circuit.

Chalk, C. and Zwolinski, M. (1998) A Design for Test Technique to Increase the Resolution of Analogue Supply Current Tests.

Yang, Z.R. and Zwolinski, M. (1998) A Methodology for Statistical Behavioral Fault Modeling.

Yang, Z.R. and Zwolinski, M. (1999) Fast, robust DC and transient fault simulation for nonlinear analogue circuits. pp. 244-8 .

Kilic, Y. and Zwolinski, M. (1999) Testing analog circuits by supply voltage variation and supply current monitoring. pp. 155-8 .

Kilic, Y., Chalk, C.D. and Zwolinski, M. (1999) Design and Realisation of a New Built-In Current Sensor for Mixed-Signal IDDD Test. pp. 55-60 .

Zwolinski, M. and Tan, C.H. (1999) Characterisation of Analog Macromodels under Fault Conditions using a Probabilistic Neural Network. pp. 157-60 .

Lam, Y. and Zwolinski, M. (1999) Topology Selector for Analogue Circuits. pp. 209-12 .

Yang, Z R, Zwolinski, M, Chalk, C D and Williams, A C (2000) Applying a Robust Heteroscedastic Probabilistic Neural Network to Analog Fault Detection and Classification.

Zwolinski, M (2000) Digital System Design with VHDL , Pearson Education

Williams, A.C., Brown, A.D. and Zwolinski, M. (2000) In-line Test of Synthesised Systems Exploiting Latency Analysis.

Kilic, Yavuz and Zwolinski, Mark (2000) Concurrent Transient Fault Simulation of Nonlinear Analogue Circuits. 6th International Mixed-Signal Testing Workshop.

Zwolinski, M., Glaser, H. and Peh, K. (1992) Circuit Simulation - A Functional Programming Approach. Pickering, A. (ed.) Research Journal. pp. 99-102 .

Brown, A D, Zwolinski, M and Redman-White, W (1990) Mixed mode simulation of oversampled A/D converters.

Williams, A.C., Brown, A.D. and Zwolinski, M. (2000) Simultaneous Optimisation of Dynamic Power, Area and Delay in Behavioural Synthesis.

Williams, A.C., Brown, A.D. and Zwolinski, M. (2000) A VHDL Behavioural Synthesis System Featuring Simultaneous Optimisation of Dynamic Power, Area and Delay. pp. 23-30 .

Kilic, Yavuz and Zwolinski, Mark (2001) Process variation independent built-in current sensor for analogue built-in self-test. International Symposium on Circuits and Systems. IV 398-401 .

Zwolinski, M, Yang, Z R and Kazmierski, T J (2000) Using robust adaptive mixing for statistical fault macromodelling. IEE Proc. Circuits Devices & Syst., 147 (Issue), 267-270.

Zwolinski, M., Yang, Z.R. and Kazmierski, T.J. (2000) Applying Mutual Information Theory to Behavioural Analogue Fault Modelling. International Journal of Electronics, 87 (12), 1461-71.

Zwolinski, M. (2000) A Technique for Transparent Fault Injection and Simulation in VHDL. Small System Simulation Symposium (SSSS).

Zwolinski, M., Crutchley, D. and Yang, Z.R. (2000) Evolutionary Computing for Operating Point Analysis of Nonlinear Circuits. International Conference on Signals and Electronic Systems (ICSES).

Zwolinski, M. and Kilic, Y. (2000) Closeness Measurement in Concurrent Analogue Fault Simulation. International Conference on Signals and Electronic Systems (ICSES).

Zwolinski, M. and Lam, Y. (2000) Analog Circuit Synthesis With Over-designed Circuits. Asia Pacific Conference on Circuits and Systems.

Litovski, V. and Zwolinski, M. (1997) VLSI Circuit Simulation and Optimization , Chapman and Hall

Zwolinski, M. and Yang, Z.R. (2001) Mutual Information Theory for Adaptive Mixture Models. IEEE Transactions on Pattern Analysis and Machine Intelligence, 23 (4), 396-403.

Forcer, T M, Nixon, M S and Zwolinski, M (2002) An integrated framework for digital electronics education - programmable logic and IC design tools. Engineering Education 2002 - Professional Engineering Scenarios. 37/1-37/6 .

Oikonomakos, Petros and Zwolinski, Mark (2001) Using High-Level Synthesis to Implement On-Line Testability. IEEE Real-Time Embedded Systems Workshop.

Zwolinski, M., Garagate, C. and Kazmierski, T. J. (1994) Mixed-signal simulation using the ALFA simulation backplane. Proc. IEE Coll. on Mixed Mode Modelling and Simulation, London.

Zwolinski, M., Garagate, C., Mrcarica, Z., Kazmierski, T. J. and A.D, Brown (1995) Anatomy of a simulation backplane. IEE Proc.-Comput. Digit. Tech,, Vol. 1.

Zwolinski, M. and Kazmierski, T. J. (1994) Modelling in VHDL-A,. Proc. IEE Coll. on Mixed Mode Modelling and Simulation, London.

Nichols, K G, Kazmierski, T J, Brown, A D and Zwolinski, M (1994) Overview of SPICE simulation algorithms. IEE Proc. Circuits, Devices and Systems, v. 141 (no. 4), 242-250.

Brown, A. D., Zwolinski, M., Nichols, K. G. and Kazmierski, T J (1992) Confidence in Mixed-mode Circuit Simulation. Computer-Aided Design, v. 24 (2), 115-118.

Kazmierski, T J, Nichols, K G, Brown, A D and Zwolinski, M (1992) A general-purpose network solving system. Halaas, A. and P.B. Denyer, (eds.) In IFIP Transactions. North-Holland,. pp. 147-156 .

Nichols, K.G., Kazmierski, T J, Zwolinski, M and Brown, A D (1993) Reliability of circuit-level simulation,. Proc. IEE Colloquium on SPICE.

Wilson, Peter R, Kilic, Yavuz, Ross, J. Neil, Zwolinski, Mark and Brown, Andrew D. (2002) Behavioural Modelling of Operational Amplifier Faults using VHDL-AMS. Design, Automation and Test in Europe. p. 1133 .

Zwolinski, Mark and Allen, Robin W. (2001) Practical algorithms for fully decoupled mixed-mode simulation of electronic circuits. International Symposium on Circuits and Systems. V 451-4 .

Zwolinski, M. (2001) A Technique for Transparent Fault Injection and Simulation. Microelectronics and Reliability, 41 (6), 797-804.

Kilic, Y. and Zwolinski, M. (2001) Behavioural/Macro Modelling To Speed-Up Analogue Fault Simulation. Proceedings of ELECO'01.

Kilic, Y. and Zwolinski, M. (2001) Speed-up Techniques for Fault-based Analogue Fault Simulation. Proceedings of ETW'01.

Lawrence, B. and Zwolinski, M. (2001) Interconnect Prediction and its Role in High Level Synthesis.

Esrafili-Gerdeh, D. and Zwolinski, M. (2001) Synthesis of Reconfigurable Systems.

Gaur, M.S. and Zwolinski, M. (2001) High Level BIST Insertion with Multiple Objective Optimisation.

Crutchley, D. and Zwolinski, M. (2001) Globally Convergent Algorithms for DC Operating Point Analysis of Nonlinear Circuits.

Gaur, Manoj Singh and Zwolinski, Mark (2002) Unified BIST and functional optimisation in behavioural synthesis.

Kilic, Yavuz and Zwolinski, Mark (2002) Behavioural Fault Modelling using VHDL-AMS and Slow Transient Analysis with hAMSter Simulator to Speed-up Analogue Fault Simulation. European Test Workshop.

Crutchley, D A and Zwolinski, M (2002) Using Evolutionary and Hybrid Algorithms for DC Operating Point Analysis of Nonlinear Circuits. IEEE World Congress on Computational Intelligence - Congress on Evolutionary Computation. pp. 753-8 .

Oikonomakos, Petros and Zwolinski, Mark (2002) High-Level Synthesis for On-Line Testability. Postgraduate Research in Electronics, Photonics, communications and software, Nottingham, United Kingdom. 16 - 18 Apr 2002.

Oikonomakos, Petros and Zwolinski, Mark (2002) Transformation Based Insertion of On-Line Testing Resources in a High-Level Synthesis Environment. IEEE International On-Line Testing Workshop, Isle of Bendor, France. 07 - 09 Jul 2002. p. 185 .

Oikonomakos, Petros and Zwolinski, Mark (2002) On-Line Testability in a Transformation-Based and Cost Function-Driven High-Level Synthesis Environment. UK ACM SIGDA Workshop on Electronic Design Automation, Bournemouth, United Kingdom. 15 - 16 Sep 2002.

Oikonomakos, P., Zwolinski, M. and Al-Hashimi, B. M. (2003) Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric. Design Automation and Test in Europe (DATE), Munich. 03 - 07 Mar 2003. pp. 596-601 .

Crutchley, Duncan and Zwolinski, Mark (2003) Globally convergent algorithms for dc operating point analysis of nonlinear circuits. IEEE Transactions on Evolutionary Computation, 7 (1), 2-10.

Al-Hashimi, Bashir, Xie, Yan and Zwolinski, Mark (2003) Analysis of mirror mismatch and clock-feedthrough in Brouton transformation switched current wave filters. IEE Proceedings - Circuits, Devices and Systems, 150 (1), 6-15.

Gaur, Manoj Singh, Zwolinski, Mark and Al-Hashimi, Basheer (2003) Concurrent Optimisation of Self-testable Designs from Behavioural Descriptions by Controller based Estimation Technique. Gaur, Manoj Singh (ed.) IEEE European Test Workshop, Mastricht, The, Netherlands. 24 - 27 May 2003.

Zwolinski, M and Gaur, M S (2003) Integrating testability with design space exploration. Microelectronics Reliability, 43 (5), 685-694.

Baker, K R, Zwolinski, M and Brown, A D (1995) Concurrent Testing of Latent Modules in Synthesized Systems. 1st IEEE International On-Line Testing Workshop, Nice, France. pp. 196-200 .

Oikonomakos, Petros and Zwolinski, Mark (2003) Foundation of Combined Datapath and Controller Self-checking Design. Metra, Cecilia, Sonza Reorda, Matteo, Gizopoulos, Dimitris and Nicolaidis, Michael (eds.) 9th IEEE International On-Line Testing Symposium, Kos Island, Greece. 06 - 08 Jul 2003. pp. 30-34 .

Oikonomakos, Petros and Zwolinski, Mark (2003) Controller Self-checking in a Controller / Datapath Architecture. Hettiaratchi, Sambuddhi (ed.) 3rd SIGDA UK Workshop on Electronic Design Automation, Southampton, United Kingdom. 10 - 11 Sep 2003.

Spinks, SJ, Chalk, CD, Bell, IM and Zwolinski, M (2004) Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations. Journal of Electronic Testing: Theory and Applications, 20 (1), 11-23.

Kilic, Y and Zwolinski, M (2004) Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation. Analog Integrated Circuits and Signal Processing, 39 (2), 177-190.

Gaur, MS and Zwolinski, M (2004) Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique. 17th International Conference on VLSI Design (VLSID’04), Mumbai, India. pp. 901-906 .

Litovski, VB, Litovski, IV and Zwolinski, M (2004) Concurrent analogue fault simulation, the equation formulation aspect. International Journal of Circuit Theory and Applications, 32 (6), 487-507.

Milton, DJD, Brown, AD, Zwolinski, M and Wilson, PR (2004) Behavioural synthesis utilising dynamic memory constructs. IEE Proceedings - Computers and Digital Techniques, 151 (3), 252-264.

Brown, AD and Zwolinski, M (2004) Behavioural modelling of analogue faults in VHDL-AMS - A case study. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, Vancouver, Canada. 22 - 25 May 2004. V632-V635 .

Zwolinski, M. (2004) Digital System Design with VHDL 2nd Edition , Pearson Education

Crutchley, DA and Zwolinski, M (2004) DC operating point analysis using evolutionary computing. 24th International Conference on Microelectronics (MIEL 2004), Nis and Montenegro, Serbia. pp. 727-730 .

Litovski, V, Andrejević, M and Zwolinski, M (2005) Behavioural Modelling, Simulation, Test and Diagnosis of MEMS using ANNs. International Symposium on Circuits and Systems, Kobe, Japan. 22 - 25 May 2005.

Miller, PR, Zwolinski, M and Jesshope, CR (1989) Using Ella As A Design Tool. International Journal of Electrical Engineering Education, 26 (1-2), 134-145.

Baker, KR and Zwolinski, M (1992) Interleaving: An Additional Topological Compaction Technique for Weinberger Array Generation. Computer-Aided Design, 24 (3), 169-176.

Brown, AD, Nichols, KG and Zwolinski, M (1995) Issues in the design of a logic simulator: an improved caching technique for event-queue management. IEE Proceedings - Circuits, Devices and Systems, 142 (5), 293-298.

Chalk, C and Zwolinski, M (1995) Macromodel of CMOS operational amplifier including supply current variation. Electronics Letters, 171 (31), 1398-1400.

Yee, Tack Boon, Zwolinski, Mark and Brown, Andrew D (2005) Multi-FPGA Synthesis with Asynchronous Communication Subsystems. IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2005).

Oikonomakos, Petros and Zwolinski, Mark (2006) On the Design of Self-checking Controllers with Datapath Interactions. IEEE Transactions on Computers, 55 (11), 1423-1434.

Zain Ali, Noohul Basheer, Zwolinski, Mark, Al-Hashimi, Bashir M and Harrod, Peter (2006) Dynamic Voltage Scaling Aware Delay Fault Testing. European Test Symposium, Southampton. 20 - 24 May 2006.

Andrejevic, M, Litovski, V and Zwolinski, M (2006) Fault diagnosis in digital part of mixed-mode circuit. 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, Belgrade, Serbia. 13 - 16 May 2006. pp. 437-440 . (doi:10.1109/ICMEL.2006.1650986).

Ahmadi, Arash and Zwolinski, Mark (2005) Area Word-Length Trade off in DSP Algorithm Implementation and Optimization. IEE/EURASIP Conference on DSPenabledRadio, Southampton, United Kingdom. 18 - 19 Sep 2005. 16/1-16/6 .

Ahmadi, Arash and Zwolinski, Mark (2006) Word-Length Oriented Multiobjective Optimization of Area and Power Consumption in DSP Algorithm Implementation. 2006 25th International Conference on Microelectronics, Belgrade and Montenegro, Serbia. 13 - 16 May 2006. pp. 614-617 .

Wilson, Peter R, Al Hashimi, Bashir, Brown, Andrew D and Zwolinski, Mark (2006) A Masters Course in System on Chip. European Workshop on Microelectronics Education, Stockholm. pp. 11-14 .

Litovski, V, Andrejevic, M and Zwolinski, M , Stojadinovic, N (ed.) (2006) Analogue electronic circuit diagnosis based on ANNs. Microelectronics Reliability, 46 (8), 1382-1391.

Asgary, Reza, Mohammadi, Karim and Zwolinski, Mark , Stojadinovic, N (ed.) (2007) Using neural networks as a fault detection mechanism in MEMS devices. Microelectronics Reliability, 47 (1), 142-149.

Litovski, V, Andrejevic, M and Zwolinski, M (2004) ANN based modeling, testing and diagnosis of MEMS. NEUREL 2004: SEVENTH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, Belgrade, Serbia. 22 - 24 Sep 2004. pp. 183-188 .

Brown, AD and Zwolinski, M (2003) The continuous-discrete interface - What does this really mean? - Modelling and simulation issues. IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, Bangkok, Thailand. 24 - 27 May 2003. pp. 894-897 .

Zwolinski, M and Reeve, JS (2005) Behavioural synthesis of an adaptive Viterbi decoder. DSPenabledRadio, 2005. The 2nd IEE/EURASIP Conference on, Southampton, United Kingdom. 18 - 19 Sep 2004.

Ahmadi, Arash and Zwolinski, Mark (2007) A New Structure for Datapath Synthesis. 12th International CSI Computer Conference. 20 - 22 Feb 2007.

Ahmadi, Arash and Zwolinski, Mark (2007) Multiple-Width Bus Partitioning Approach to Datapath Synthesis. IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans, United States. 26 - 29 May 2007. 2994 -2997 .

Ahmadi, Arash and Zwolinski, Mark (2007) MW²P-Bus: A New Bus Structure for Datapath Synthesis. 3rd UK Embedded Forum, Durham, United Kingdom. 01 - 02 Apr 2007.

Ahmadi, Arash and Zwolinski, Mark (2007) A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware. International Symposium on Integrated Circuits (ISIC 2007), Singapore. 25 - 27 Sep 2007. pp. 497-500 .

Ahmadi, Arash and Zwolinski, Mark (2008) Symbolic Noise Analysis Approach to Computational Hardware Optimization. Design Automation Conference (DAC), United States. 08 - 12 Jun 2008. pp. 391-396 .

Zain Ali, Noohul Basheer, Zwolinski, Mark and Al-Hashimi, Bashir (2007) Testing of Level Shifters in Multiple Voltage Designs. 14th IEEE International Conference on Electronics, Circuits and Systems, Morocco. 10 - 13 May 2007.

Ahmadi, Arash and Zwolinski, Mark (2008) On The Probability Distribution Of Fixed-Point Multiplication. IEEE International Conference on Electronics Circuits and Systems, Malta. pp. 25-28 .

Baddam, Karthik and Zwolinski, Mark (2008) Path switching: a technique to tolerate dual rail routing imbalances. Design Automation for Embedded Systems.

Mishra, B, Al-Hashimi, Bashir and Zwolinski, Mark (2009) Variation Resilient Adaptive Controller for Subthreshold Circuits. Design, Automation & Test in Europe Conference & Exhibition (DATE '09), , Nice, France. 20 - 24 Apr 2009. (doi:10.1109/DATE.2009.5090648).

Ahmadi, Arash and Zwolinski, Mark (2009) Symbolic Error Analysis In Digital Computation. 3rd MRS Network Workshop - Numerical Accuracy and Reliability, Queen's University Belfast, United Kingdom.

Sokolovic, Miljana, Litovski, Vanco and Zwolinski, Mark (2009) New concepts of worst-case delay and yield estimation in asynchronous VLSI circuits. Microelectronics Reliability, 49 (2), 186-198.

Wang, Yangang and Zwolinski, Mark (2009) Analytical Transient Response and Propagation Delay Model for Nanoscale CMOS Inverter. ISCAS, Taipei., Taiwan.

Sokolovic, Miljana, Litovski, Vanco and Zwolinski, Mark (2008) New concepts of worst-case delay evaluation in asynchronous VLSI SoC. 26th International Conference on Microelectronics (MIEL 2008), Nis, Serbia. 10 - 13 May 2008.

Wang, Yangang, Zwolinski, Mark and Merrett, Michael (2008) Behavioural modelling for stability of CMOS SRAM cells subject to random discrete doping. IEEE Inernational Behavioral Modeling and Simulation Workshop (BMAS), San Jose, CA, United States.

Baddam, Karthik and Zwolinski, Mark (2008) Divided Backend Duplication Methodology for Balanced Dual Rail Routing. Workshop on Cryptographic Hardware and Embedded Systems 2008 (CHES 2008).

Ahmadi, Arash, Mangieri, Eduardo, Maharatna, Koushik and Zwolinski, Mark (2009) Physical Realizable Circuit Structure For Adaptive Frequency Hopf Oscillator. NEWCAS-TAISA'09, Toulouse, France. 27 - 30 Jun 2009.

Maache, Ahmed, Reeve, Jeff and Zwolinski, Mark (2009) Accelerating CMOS Device Model Evaluation Using Multi-FPGA Systems. Fifth UK Embedded Forum, Leicester, United Kingdom. 22 - 23 Sep 2009.

Maache, Ahmed, Reeve, Jeff and Zwolinski, Mark (2009) Optimising Physical Wires Usage in Mesh-based Multi-FPGA Systems using Partition Swapping. 21st International Conference on Microelectronics (ICM09), Morocco. 19 - 22 Dec 2009.

Ahmadi, Arash and Zwolinski, Mark (2010) A Modified Izhikevich Model For Circuit Implementation of Spiking Neural Networks. LASCAS 2010: IEEE Latin American Symposium on Circuit and system, Brasil. 24 - 26 Feb 2010.

Al-Sulaifanie, Ahmed, Ahmadi, Arash and Zwolinski, Mark (2010) Very Large Scale Integration Architecture for Integer Wavelet Transform. IET Computers & Digital Techniques, 4 (6), 471-483.

Wang, Yangang and Zwolinski, M (2008) Impact of NBTI on the Performance of 35nm CMOS Digital Circuits. In 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. IEEE. pp. 440-443 . (doi:10.1109/ICSICT.2008.4734569).

Sokolovic, M, Litovski, V and Zwolinski, M (2009) Efficient and realistic statistical worst case delay computation using VHDL. Electrical Engineering, 91 (4-5), 197-210.

Merrett, Michael, Wang, Yangang, Zwolinski, Mark, Maharatna, Koushik and Alioto, Massimo (2010) Design Metrics for RTL level estimation of delay variability due to intradie (random) variations. 2010 IEEE International Symposium on Circuits and Systems, Paris, Paris, France. 30 May - 02 Jun 2010. (doi:10.1109/ISCAS.2010.5537133).

Nechma, Tarek, Zwolinski, Mark and Reeve, Jeff (2010) Parallel sparse matrix solver for direct circuit simulations on FPGAs. 2010 IEEE International Symposium on Circuits and Systems, Paris, Paris, France. 30 May - 02 Jun 2010. (doi:10.1109/ISCAS.2010.5537195).

Zwolinski, Mark (2010) Multi-Threaded Circuit Simulation using OpenMP. LASCAS 2010: IEEE Latin American Symposium on Circuits and Systems, Brasil. 24 - 26 Feb 2010.

Brown, Andrew D., Furber, Steven B., Reeve, Jeff S., Wilson, Peter R., Zwolinski, Mark, Chad, John E., Plana, Luis and Lester, David R. (2010) A communication infrastructure for a million processor machine. Proceedings of the 7th ACM international conference on Computing frontiers. pp. 75-76 .

Ahmadi, Arash and Zwolinski, Mark (2011) Fixed-point multiplication: a probabilistic bit-pattern view. Microelectronics Reliability, 51 (4), 790-796. (doi:10.1016/j.microrel.2010.11.011).

Ahmadi, Arash, Mangieri, Eduardo, Maharatna, Koushik, Dasmahapatra, Srinandan and Zwolinski, Mark (2011) On the VLSI implementation of adaptive-frequency hopf oscillator. IEEE Transactions on Circuits and Systems I: Regular Papers, 58 (7), 1076-1088. (doi:10.1109/TCSI.2010.2092070).

Bushager, Aisha and Zwolinski, Mark (2010) Modelling Smart Card Security Protocols in SystemC TLM. Embedded and Ubiquitous Computing (EUC), 2010 IEEE/IFIP 8th International Conference on. pp. 637-643 .

Suresh, L., Rameshan, N., Gaur, M.S., Zwolinski, M. and Laxmi, V. (2011) Acceleration of Functional Validation using GPGPU. Proceedings of the 2011 IEEE 6th International Workshop on Electronic Design, Test and Application (DELTA 2011). pp. 211-216 .

Wang, Yangang, Merrett, M. and Zwolinski, M. (2010) Statistical power analysis for nanoscale CMOS. 2010 International Conference on Signals and Electronic Systems (ICSES). pp. 201-204 .

Baddam, K. and Zwolinski, M. (2007) Evaluation of dynamic voltage and frequency scaling as a differential power analysis countermeasure. 2007 20th International Conference on VLSI Design.

Merrett, M., Asenov, P., Wang, Yangang, Zwolinski, M., Reid, D., Millar, C., Roy, S., Liu, Zhenyu, Furber, S. and Asenov, A. (2011) Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis. Design, Automation Test in Europe Conference Exhibition (DATE), 2011. 1 -4 .

Kulakov, Anton and Zwolinski, Mark (2011) Reducing the active paths interference in the Chialvo-Bak “Minibrain” Model. International Journal of Modeling and Optimization, 2 (6), 734-737. (doi:10.7763/IJMO.2012.V2.222).

Kulakov, Anton and Zwolinski, Mark (2011) Combining Hebbian and Reinforcement Methods in a Biologically-inspired Adaptive Agent. 3rd International Conference on Machine Learning and Computing, Singapore.

Ghahroodi, Massoud, Zwolinski, Mark and Ozer, Emre (2011) Radiation hardening by design: a novel gate level approach. In Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS). Institute of Electrical and Electronics Engineers. pp. 74-79 . (doi:10.1109/AHS.2011.5963919).

Soleimani, Hamid, Ahmadi, Arash, Bavandpour, Mohammad, Amirsoleimani, A. Ali and Zwolinski, Mark (2012) A large scale digital simulation of spiking neural networks (SNN) on Fast SystemC Simulator. In Proceedings of UKSim 14th International Conference on Computer Modelling and Simulation. IEEE Computer Society. pp. 25-30 . (doi:10.1109/UKSim.2012.105).

Wang, Yangang, Zwolinski, Mark, Appleby, Andrew, Scoones, Mark, Caldwell, Sonia, Azam, Touqeer, Hurat, Philippe and Pitchford, Chris (2012) Analysis, quantification, and mitigation of electrical variability due to layout dependent effects in SOC designs. Mason, Mark E. (ed.) In Design for Manufacturability through Design-Process Integration VI. vol. 8327, The International Society for Optical Engineering. 83270F . (doi:10.1117/12.916458).

Gidra, H., Haque, I., Kumar, N.P., Sargurunathan, M., Gaur, M.S., Laxmi, V., Zwolinski, Mark and Singh, V. (2011) Parallelizing TUNAMI-N1 Using GPGPU. In Proceedings of the 2011 IEEE International Conference on High Performance Computing and Communications. Institute of Electrical and Electronics Engineers. pp. 845-850 . (doi:10.1109/HPCC.2011.120).

Mokhtarpour Ghahroodi, M.M., Zwolinski, M., Wong, R. and Wen, S. (2011) Timing vulnerability factors of ultra deep-sub-micron CMOS. 2011 16th IEEE European Test Symposium (ETS), Trondheim, Norway. 22 - 26 May 2011. p. 202 . (doi:10.1109/ETS.2011.40).

Wang, Yangang, Zwolinski, Mark, Appleby, Andrew, Scoones, Mark, Caldwell, Sonia, Azam, Touqeer, Hurat, Philippe and Pitchford, Chris (2012) Managing variability in 40NM and 28NM designs. Electronics World, 118 (1912), 34-39.

Lin, Yang and Zwolinski, Mark (2012) SETTOFF : a fault tolerant flip-flop for building cost-efficient reliable systems. IOLTS 2012: 18th IEEE International On-Line Testing Symposium, Sitges, Spain. 26 - 28 Jun 2012.

Li, L., Maunder, R.G., Al-Hashimi, B.M., Zwolinski, M. and Hanzo, L. (2013) Energy-conscious turbo decoder design: a joint signal processing and transmit energy reduction approach. IEEE Transactions on Vehicular Technology, 62 (8), 3627-3638.

Andrejević Stošović, Miona, Milić, Miljana, Zwolinski, Mark and Litovski, Vančo (2013) Oscillation-based analog diagnosis using artificial neural networks based inference mechanism. Computers & Electrical Engineering, 39 (2). (doi:10.1016/j.compeleceng.2012.12.006).

Mohammadat, Mohamed Tagelsir, Zain Ali, Noohul Basheer, Hussin, Fawnizu Azmadi and Zwolinski, Mark (2014) A multi-voltage aware resistive open fault model. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22 (2), 220-231. (doi:10.1109/TVLSI.2013.2243926).

Shukla, V., Ali, N.B.Z., Hussin, F.A. and Zwolinski, M. (2013) On testing of MEDA based digital microfluidics biochips. Quality Electronic Design (ASQED), 2013 5th Asia Symposium on, Penang, Malaysia. 25 - 27 Aug 2013. pp. 60-65 .

Amirsoleimani, A., Soleimani, H., Ahmadi, A., Bavandpour, M. and Zwolinski, M. (2013) Modeling the effect of process variations on the delay and power of the digital circuit using fast simulators. 2013ICEE: 21st Iranian Conference on Electrical Engineering, Mashhad, Iran, Islamic Republic of. 13 - 15 May 2013. pp. 1-6 .

Lam, K.C.A. and Zwolinski, M. (2013) Circuit simulation using state space equations. 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME 2013), Villach, Austria. 23 - 26 Jun 2013. pp. 177-180 .

Soleimani, H., Maleki, M.A., Ahmadi, A., Bavandpour, M., Maharatna, K. and Zwolinski, M. (2012) A GPU based simulation platform for adaptive frequency hopf oscillators. 2012 20th Iranian Conference on Electrical Engineering (ICEE), Tehran, Iran, Islamic Republic of. pp. 884-888 . (doi:10.1109/IranianCEE.2012.6292478).

Wang, Wei and Zwolinski, M. (2013) An improved instruction-level energy model for RISC microprocessors. 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME 2013), Villach, Austria. 23 - 26 Jun 2013. pp. 349-352 .

Merrett, Michael and Zwolinski, Mark (2014) Monte Carlo Static Timing Analysis with statistical sampling. Microelectronics Reliability, 54 (2), 464-474. (doi:10.1016/j.microrel.2013.10.016).

Wang, Wei and Zwolinski, Mark (2014) An improved instruction-level power model for ARM11 microprocessor. High Performance Energy Efficient Embedded Systems (HIP3ES), Berlin, Germany. 23 Jan 2013. 7 pp .

Lin, Yang, Zwolinski, Mark and Halak, Basel (2014) A Low-Cost Radiation Hardened Flip-Flop. Design, Automation and Test in Europe (DATE).

Lin, Yang, Zwolinski, Mark and Halak, Basel (2014) An Energy-Efficient Radiation Hardened Register File Architecture for Reliable Microprocessors. Silicon Errors in Logic - System Effects (SELSE).

Gaur, Manoj Singh, Laxmi, Vijay, V., Lakshminarayanan, Cahndra, Kamal and Zwolinski, Mark (2011) Acceleration of packet filtering using Gpgpu. SIN2011: 4th International Conference on Security of Information and Networks, Sydney, Australia. 14 - 19 Nov 2011. pp. 227-230 .

Lin, Yang, Zwolinski, Mark and Halak, Basel (2014) An energy efficient radiation hardened register file architecture. Designing with Uncertainty - Opportunities & Challenges Workshop, York, United Kingdom. 17 - 19 Mar 2014. 3 pp .

Qi, Ji and Zwolinski, Mark (2014) Efficient simulation and modelling of non-rectangular NoC topologies. DATE: Design, Automation, & Test in Europe, Dresden, Germany. 24 - 28 Mar 2014. (doi:10.7873/DATE2014.298).

Kumar, M., Laxmi, V., Gaur, M.S., Ko, S.-B. and Zwolinski, M. (2014) CARM: congestion adaptive routing method for on chip networks. 27th International Conference on Design and 13th International Conference on Embedded Systems, 2014, , Mumbai, India. 05 - 09 Jan 2014. pp. 240-245 . (doi:10.1109/VLSID.2014.48).

Mohammadat, M.T., Ali, N.B.Z., Hussin, F.A. and Zwolinski, M. (2015) Resistive open faults detectability analysis and implications for testing low power nanometric ICs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23 (3), 580-583. (doi:10.1109/TVLSI.2014.2312357).

Nechma, T. and Zwolinski, M. (2014) Parallel sparse matrix solution for circuit simulation on FPGAs. IEEE Transactions on Computers, 64 (4), 1090-1103, [6747987]. (doi:10.1109/TC.2014.2308202).

Kumar, Manoj, Laxmi, Vijay, Gaur, Manoj, Daneshtalab, Masoud, Ko, Seok-Bum and Zwolinski, Mark (2014) Highly adaptive and congestion-aware routing for 3D NoCs. Proceedings of the 24th edition of the Great Lakes Symposium on VLSI (GLSVLSI '14), Houston, United States. 20 - 22 May 2014. pp. 97-98 . (doi:10.1145/2591513.2591581).

Lin, Yang and Zwolinski, Mark (2014) A cost-efficient self-checking register architecture for radiation hardened designs. International Symposium on Circuits and Systems, Melbourne, Australia. 31 May - 04 Jun 2014.

Nawi, Illani Mohd, Halak, Basel and Zwolinski, M. (2015) Reliability Analysis of Comparators. DATE Workshop: Designing with Uncertainty - Opportunities & Challenges.

Nawi, Illani Mohd, Halak, Basel and Zwolinski, Mark (2015) Analysis of the Reliability of Comparator circuits. IEEE PRIME, Glasgow City, United Kingdom.

MISPAN, Mohd Syafiq, Halak, Basel, Chen, Zufu and Zwolinski, Mark (2015) TCO-PUF: A Subthreshold Physical Unclonable Function. IEEE PRIME, Glasgow City, United Kingdom.

Bello, Ibrahim A., Halak, Basel, El-Hajjar, Mohammed and Zwolinski, Mark (2015) VLSI Implementation of a Scalable K-best MIMO Detector. The 15th International Symposium on Communications and Information Technologies (ISCIT 2015), Japan, Japan. (doi:10.1109/ISCIT.2015.7458362).

Abbas, Haider, Halak, Basel and Zwolinski, Mark (2015) An Application-Specific NBTI Ageing Analysis Method. International Workshop on CMOS Variability, Rua da Fonte do Boi, 216 - Rio Vermelho, Bahia,, Brazil.

Lin, Yang, Zwolinski, Mark and Halak, Basel (2016) A low-cost, radiation-hardened method for pipeline protection in microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24 (5), 1688-1701. (doi:10.1109/TVLSI.2015.2475167).

Thapliyal, Himanshu and Zwolinski, Mark (2006) Reversible logic to cryptographic hardware: a new paradigm. 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '06), San Juan, United States. 05 - 08 Aug 2006. 5 pp .

Thapliyal, Himanshu, Srinivas, M.B. and Zwolinski, Mark (2005) A beginning in the reversible logic synthesis of sequential circuits. Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD), Washington, United States. 06 - 08 Sep 2005.

Kumar, Manoj, Gaur, Manoj Singh, Laxmi, Vijay, Daneshtalab, Masoud, Zwolinski, Mark and Ko, Seok-Bum (2015) A novel highly adaptive routing for networks-on-chip. Electronics Letters, 1-2. (doi:10.1049/el.2015.1024).

Bishnoi, Rimpy, Laxmi, Vijay, Gaur, Manoj Singh and Zwolinski, Mark (2015) Resilient Routing Implementation in 2D Mesh NoC. Microelectronics Reliability. (doi:10.1016/j.microrel.2015.11.003).

Bello, Ibrahim, Halak, Basel, El-Hajjar, Mohammed and Zwolinski, Mark (2016) A survey of VLSI implementations of tree search algorithms for MIMO detection. Circuits Systems and Signal Processing, 35 (10), 3644-3674. (doi:10.1007/s00034-015-0218-y).

Nawi, Illani, Halak, Basel and Zwolinski, Mark (2016) Ageing Impact on a High Speed Voltage Comparator with Hysteresis. Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems.

Haider, Abbas, Halak, Basel and Zwolinsk, Mark (2016) Static Aging Analysis Using 3-Dimensional Delay Library. Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems.

Sai, Gaole, Halak, Basel and Zwolinski, Mark (2016) Multi-Path Ageing Sensor for Cost-efficient Delay-Fault Prediction. Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems.

Nawi, Illani Mohd, Halak, Basel and Zwolinski, Mark (2016) The influence of hysteresis voltage on single event transients in a 65nm CMOS high speed comparator. 21st IEEE European Test Symposium. (doi:10.1109/ETS.2016.7519300).

Mispan, Mohd, Halak, Basel and Zwolinski, Mark (2016) NBTI analysis on PUF-based differential architectures. 22nd IEEE International Symposium on On-Line Testing and Robust System Design. (In Press)

Halak, Basel, Zwolinski, Mark and Mispan, Mohd (2016) Overview of PUF-based hardware security solutions for the Internet of Things. 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS Abu Dhabi 2016), Abu Dhabi, United Arab Emirates. 15 - 18 Oct 2016. (In Press)

Halak, Basel and Zwolinski, Mark (2016) Hardware-based security solutions for the Internet of Things using physical unclonable functions. 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS Abu Dhabi 2016), Abu Dhabi, United Arab Emirates. 15 - 18 Oct 2016. (In Press)

Mispan, Mohd, Zwolinski, Mark and Halak, Basel (2016) SRAM-PUF Based on Selective Power-Up and Non-Destructive Scheme. 17th International Workshop on Microprocessor/SoC Test and Verification (MTV 2016), United States, United States. (In Press)

Abbas, Haider, Zwolinski, Mark and Halak, Basel (2016) NBTI and PBTI Mitigation Techniques by Architectural Anti-Aging Patterns. 17th International Workshop on Microprocessor/SoC Test and Verification (MTV 2016), United States, United States. (In Press)

Gupta, Niyati, Sharma, Ashish, Laxmi, Vijay, Gaur, Manoj Singh, Zwolinski, Mark and Bishnoi, Rimpy (2016) σ n LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip. IET Computers & Digital Techniques, 10 (5), 226-232. (doi:10.1049/iet-cdt.2015.0196).

Bin Ramlee, Radi Husin and Zwolinski, Mark (2016) Using Iddt current degradation to monitor ageing in CMOS circuits. International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS 2016), Bremen, Germany. 20 - 22 Sep 2016. pp. 200-204 . (doi:10.1109/PATMOS.2016.7833688).

Mispan, Mohd Syafiq, Halak, Basel and Zwolinski, Mark (2016) NBTI aging evaluation of PUF-based differential architectures. In 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS). IEEE.. (doi:10.1109/IOLTS.2016.7604680).

Sengupta, Anirban, Mohanty, Saraju P., Lombardi, Fabrizio and Zwolinski, Mark (2016) IEEE Access Special Section Editorial: Security and reliability aware system design for mobile computing devices. IEEE Access, 4, 2976-2980, [7505461]. (doi:10.1109/ACCESS.2016.2580465).

Vinco, Sara, Lora, Michele and Zwolinski, Mark (2016) SystemC-AMS simulation of conservative behavioral descriptions. In, Drechsler, Rolf and Wille, Robert (eds.) Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2015. (Lecture Notes in Electrical Engineering, 385) pp. 151-173. (doi:10.1007/978-3-319-31723-6_7).

Halak, Basel, Zwolinski, Mark and Mispan, M. Syafiq (2017) Overview of PUF-Based hardware security solutions for the internet of things. In 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016. IEEE. 4 pp . (doi:10.1109/MWSCAS.2016.7870046).

Woo, Lai Leng, Halak, Basel and Zwolinski, Mark (2017) Hardware performance counters for system reliability monitoring. In 2nd International Verification and Security Workshop: IVSW 2017. IEEE.. (doi:10.1109/IVSW.2017.8031548).

Mispan, Mohd Syafiq, Halak, Basel and Zwolinski, Mark (2017) Lightweight obfuscation techniques for modeling attacks resistant PUFs. In 2nd International Verification and Security Workshop: IVSW 2017. IEEE.. (doi:10.1109/IVSW.2017.8031539).

Duan, Shengyu, Halak, Basel and Zwolinski, Mark (2017) An ageing-aware Digital Synthesis Approach. In 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design : SMACD 2017. IEEE.. (doi:10.1109/SMACD.2017.7981556).

Fraccoli, Enrico, Stefanni, Francesco, Fummi, Franco and Zwolinski, Mark (2019) Fault analysis in analog circuits through language manipulation and abstraction. Große, D., Vinco, S. and Patel, H. (eds.) In Languages, Design Methods, and Tools for Electronic System Design. vol. 530, Springer. pp. 89-105 . (doi:10.1007/978-3-030-02215-0_5).

Sai, Gaole, Halak, Basel and Zwolinski, Mark (2017) A cost-efficient delay-fault monitor. In IEEE International Symposium on Circuits and Systems: ISCAS 2017. IEEE. 4 pp . (doi:10.1109/ISCAS.2017.8050830).

Sai, Gaole, Halak, Basel and Zwolinski, Mark (2018) Multi-path ageing sensor for cost-efficient delay fault prediction. IEEE Transactions on Circuits and Systems Part II: Analog and Digital Signal Processing, 65 (4), 491-495. (doi:10.1109/TCSII.2017.2732028).

Zwolinski, Mark, Kunz, Wolfgang, Svarstad, Kjetil and Brown, Andrew (2016) The European Masters in Embedded Computing Systems (EMECS). In 2016 11th European Workshop on Microelectronics Education (EWME). IEEE. 6 pp . (doi:10.1109/EWME.2016.7496462).

Abbas, Haider Muhi, Halak, Basel and Zwolinski, Mark (2017) BTI mitigation by anti-ageing software patterns. Microelectronics Reliability, 79 (12), 79-90, [MR-D-16-00764R4]. (doi:10.1016/j.microrel.2017.10.009).

Duan, Shengyu, Zwolinski, Mark and Halak, Basel (2018) Lifetime reliability-aware digital synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26 (11), 2205-2216. (doi:10.1109/TVLSI.2018.2861820).

Woo, Lai Leng, Zwolinski, Mark and Halak, Basel (2018) Early detection of system-level anomalous behaviour using hardware performance counters. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). vol. 2018-January, Institute of Electrical and Electronics Engineers Inc. pp. 485-490 . (doi:10.23919/DATE.2018.8342057).

Bello, Ibrahim A., Halak, Basel, El-Hajjar, Mohammed and Zwolinski, Mark (2018) Hardware implementation of a low-power K-Best MIMO detector based on a hybrid merge network. In 2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE.. (doi:10.1109/PATMOS.2018.8464169).

Zwolinski, Mark (2009) Digital system design with SystemVerilog (Prentice Hall Modern Semiconductor Design Series), Upper Saddle River, US. Prentice Hall, 408pp.

Duan, Shengyu (2018) Dataset for Lifetime Reliability-aware Digital Synthesis. University of Southampton doi:10.5258/SOTON/D0559 [Dataset]

Mispan, Mohd Syafiq, Su, Haibo, Zwolinski, Mark and Halak, Basel (2018) Cost-efficient design for modeling attacks resistant PUFs. In Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. vol. 2018-January, Institute of Electrical and Electronics Engineers Inc. pp. 467-472 . (doi:10.23919/DATE.2018.8342054).

Mispan, Mohd Svafiq, Duan, Shengyu, Halak, Basel and Zwolinski, Mark (2018) A reliable PUF in a dual function SRAM. In 2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2018. Institute of Electrical and Electronics Engineers Inc. pp. 76-81 . (doi:10.1109/PATMOS.2018.8464143).

Su, Haibo, Zwolinski, Mark and Halak, Basel (2018) A machine learning attacks resistant two stage physical unclonable functions design. In 2018 IEEE 3rd International Verification and Security Workshop, IVSW 2018. Institute of Electrical and Electronics Engineers Inc. pp. 52-55 . (doi:10.1109/IVSW.2018.8494839).

Duan, Shengyu, Halak, Basel and Zwolinski, Mark (2018) Cell flipping with distributed refresh for cache ageing minimization. In Proceedings - 2018 IEEE 27th Asian Test Symposium, ATS 2018. vol. 2018-October, IEEE Computer Society Press. pp. 98-103 . (doi:10.1109/ATS.2018.00029).

Bello, Ibrahim, Halak, Basel, El-Hajjar, Mohammed and Zwolinski, Mark (2019) VLSI implementation of a fully-pipelined K-best MIMO detector with successive interference cancellation. Circuits, Systems, and Signal Processing, 1-23. (doi:10.1007/s00034-019-01079-0).

Omitola, Temitope, Downes, Jonathan, Wills, Gary, Zwolinski, Mark and Butler, Michael (2018) Securing navigation of unmanned maritime systems. Schillai, Sophia M. and Townsend, Nicholas C. (eds.) In Proceedings of the 11th International Robotic Sailing Conference: Southampton, United Kingdom, August 31st - September 1st, 2018. vol. 2331, CEUR-WS. pp. 53-62 .

Mispan, Mohd Syafiq, Duan, Shengyu, Halak, Basel and Zwolinski, Mark (2019) A reliable PUF in a dual function SRAM. Integration the VLSI Journal, 68, 12-21. (doi:10.1016/j.vlsi.2019.06.001).

Yadav, Sonal, Laxmi, V., Kapoor, Hemangee K., Gaur, Manoj Singh and Zwolinski, Mark (2019) A power efficient crossbar arbitration in multi-NoC for multicast and broadcast traffic. In 2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS). IEEE. pp. 243-248 . (doi:10.1109/iSES.2018.00060).

Woo, Lai Leng (2019) Hardware Performance Counters Data for Prediction of Potential Failure in Embedded Systems. University of Southampton doi:10.5258/SOTON/D1147 [Dataset]

Abbas, Haider Muhi, Zwolinski, Mark and Halak, Basel (2020) Learning-based BTI stress estimation and mitigation in multi-core processor systems. Microprocessors and Microsystems, 81. (doi:10.1016/j.micpro.2020.103713).

Su, Haibo, Halak, Basel and Zwolinski, Mark (2019) Two-stage architectures for resilient lightweight PUFs. In 2019 IEEE 4th International Verification and Security Workshop (IVSW). IEEE.. (doi:10.1109/IVSW.2019.8854400).

Mispan, Mohd Syafiq, Halak, Basel and Zwolinski, Mark (2021) A survey on the susceptibility of PUFs to invasive, semi-invasive and noninvasive attacks: challenges and opportunities for future directions. Journal of Circuits, Systems and Computers, 30 (11), [2130009]. (doi:10.1142/S0218126621300099).